

Q11

- more power to recursion / memoization or seq. recursion:

LECTURE #5

Build a system that tells you whether I have seen an odd or even # 1's in input stream.

(21.5 leet)


* Key idea: Recursion:

Assume that I have seen an odd # 1's

so far. Then, if I see a 1, then,

next state: = even

if I see 0, next state = odd.



State diagram

Defn:

Input Variable

$X =$ what I see currently.
(1 bit)

State

$Q = \begin{cases} 1 & \text{I've seen an odd \# bits so far} \\ 0 & \text{--- a even \# bits so far.} \end{cases}$
(1 bit)

output

$Y = \begin{cases} 1 \\ 0 \end{cases}$
(1 bit)

In the example, $Y = Q$.

Two types of sequential machines: Mealy, and Moore.
(transition \Rightarrow next state) equations

X	$Q(t)$	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

(transition) state table

list all poss. b. c. b. s.


We see that $Q^+ = X \oplus Q$
↑
Next State

"next state equation"

$Y = Q$


"current output equation"

In general, in a logic circuit, if have to be carefully defined by designer



the outputs are completely determined by current input then, circuit is combinational, otherwise, the circuit is sequential.

general structure of sequential circuits



Two types of ~~in~~ machine / seq. circuits

(1) MOORE : Output, Y is completely determined by system state, Q.

(2) MEALY : ~~output Y is~~ otherwise (i.e. output Y is not completely determined by state Q and current input X).

Ex1]: Back to (odd/even) example.

(Ask class);

MOORE machine because Y is determined by Q .

($Y \neq Q$ but special case of Moore machine, not necessary)

Ex2] ~~I could have~~

Let's examine the same problem: Say whether we've seen an odd/even # 1's so far.

- Above, ~~we~~ (Ex1), we ① looked at current input,

transitioned to a new state, ~~then~~ THEN

② reported the output to the outside world.


But we can ~~also~~ also (instead):

① look at current input,

Report ~~the~~ the output to the outside world

THEN. ② Transition to the new state.

Let's do that!



MEALY machine because output Y depends on X and Q ,

[Ask class]: write ⁽¹⁾ next-state equations

$$Y = X$$

$$Q^+ = X \oplus Q$$

state table

X	Q	Q ⁺	Y
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

(2) current output equation

$$Y = 1 \text{ iff } (Q=0 \text{ and } X=1)$$

$$\text{OR } (Q=1 \text{ and } X=0)$$

$$Y = X \cdot Q' + X' \cdot Q = X \oplus Q$$

Let's contrast Ex 1 and Ex 2 which we ~~used~~ used to solve same design problem.
 (Moore) (Mealy)

* Fundamentally, what is the difference between these two designs?

— Mathematically, ~~the next-state equations~~, next-state equations ~~are the same~~ appear the same; **BUT** the output is different ~~but it's not, look here!~~ $Y =$

MOORE:

$$Y = Q$$

↑ Moore

MEALY

$$Y = X \oplus Q$$

↑ Mealy

clearly these Q's represent different things

MOORE DESIGN: Moore: we've, ^{already} transitioned to a new state & then report output.

METRY DESIGN: Mealy: - we report output & then transition to a new state.

Clearly, timing is crucial, in this difference.

- Now we go further down into: timing.
- There are 2 types of design paradigms to design either

Machine: Synchronous



or asynchronous

1) uses a Clock:

a global signal with regular transition & a period.

[otherwise]

[e.g.] there is at least one memory element not clocked.)



2) Multiple clocks also possible: synch. design uses at least one ~~clock~~ clock; AND


2) Every memory element is clocked

Sequential machines:

	MOORE	MEALY
SYNC		
ASYN		

→ all possible.

In order to understand timing of sequential circuits, we will go down to a lower level of abstraction and describe the memory elements at an intermediate level of abstraction.



* In this course we focus exclusively on synchronous ~~design~~ sequential machines

— vast majority of designs in industry: ~~design~~

Synchronous:

— as design gets complex, synchr. easier to ~~debug~~ design and debug ~~design~~

[— asynchronous design introduces ^{asynchronicity} very subtle bugs into designs. — must be very careful.]

Now, let us go back to our even/odd FSM example and show how to implement it as:

(a) synchronous Moore machine

(b) Mealy machine


a) Synchronous Moore machine:

We need 1 bit to hold the System state: Let's use a ~~FF~~ 1-bit FF to hold this state.


and state assignment: even = 0
odd = 1

State bit

this is added for synchronous design



This example:



- must design the comb. circuits A and B


A: should implement the "next-state logic". - (look at stat tables)

B: "output logic". - (look at output eqns)

$$A: Q^+ = X \oplus Q$$

$$B: Y = Q$$

Then:




(Implementation of the ~~odd/even~~ parity checker example as a Synchron Moore machine using PET-FFs.)


- Very important to understand the timing behavior of this ~~new~~ implementation. Does it really implement what we want at the upper layer?

Let's examine the timing diagrams (next page)

✓



- Assume Q has ~~been initialized~~ been initialized to zero (~~initial state~~) using Reset.
- The input sequence is: 1, 0, 1, 1, 0.



First, let's determine what Q and Y should be:

discrete time	X (input)	Q (state)	Y (output)
0	1	0	0
1	0	1	1
2	1	1	1
3	1	0	0
4	0	1	1
5	-	1	1

Annotations: "initial state (0 way)", "remember Moore machine!", "initial state", "output we're interested in.", "by the end of discrete time = 1, I've seen one 1."

* head the 5th time slot (even though 5 input bits! *

- Now, let's fill out timing diagram: (Loses on ff behavior)

- Now, let us check whether the timing diagram

~~is~~ is correct.

Key aspects to notice:

- ① Note that the output becomes ready after the active clock edge.
- ② Note how important the XOR propagation delay is: That delay prevents the new value of Q (ie. Q^+) to race through the circuit and update again. — That delay is crucial for the design to work.
- ③ Note how important it is for the input X to settle to its correct ^(next) value before the active clock edge arrives. X has to transition to its correct value before the active clock edge.

In general, in a ff-based design, ^{for a Moore machine} ~~the~~ the following are the sequence of events:

- 1) Inputs have to get ready, and make sure effects ^(input of ff) have prop. ^(to data)
- 2) Active clock edge arrives — (~~next state is obtained~~) ^{state is sampled}
- 3) Two things happen concurrently:


(a) output is being computed (through comb. circuit B)

(b) the next state is being computed through circuit

[INPUT changes to its next value here]


- Clearly, timing is very important. - ~~we~~ before we go into a detailed analysis of timing, let's examine the synchronous Mealy machine implementation of the same problem.

(b) Synchronous Mealy machine implementation





and: $Q^+ = X \oplus Q$
 and $Y = X \oplus Q$.]

general synchronous Mealy machine:



with flip-flop: (the example)





MEALY machine
(PET-FF design for parity checker)

Let us perform a similar analysis

- First, the behavior we expect:

(Input ^{Assume some} sequence: 1, 0, 1, 1, 0.)


discrete time	X	Q	Y
0	1	0	1
1	0	1	1
2	1	0	0
3	1	1	0
4	0	1	1


initial state
note: initial state not reported (unlike Moore)
means "including the input at discrete time 0, I've seen one 1 so far".
 $(Y = X \oplus Q)$
relevant output.

finishes in 5 discrete time units (same as input length)

$(Y = Q^+ = X \oplus Q)$
↑ using

OR: optimize combinational circuits A & B together.





Remarks:

- 1) Clearly, the analysis needs far more care than the Moore machine.
- 2) Must interpret Y correctly. The values of Y that we consider as outputs of the machine are the samples of Y at the active clock edge.

[— A good idea is to place a ff at the output with the same ~~clocking~~ active clock edge so that the output ff can hold the sampled output. This effectively turns the machine into a Moore-type machine but with a 2-bit state vector; so the original 1-bit Moore machine would have been a better

choice than to do that. — So, if the output of this circuit will be fed to another synchronous circuit, it will be better to use a Moore design.]

(3) Note that the timing diagram of the D signal is the same as the Moore machine, since they use the same next-state logic eqs and the X input signal is the same (as a timing waveform) in both cases.

4) Note that the Q waveform is same as the Moore machine. (~~They~~ Both ^{desire} sample Q at the clock edge.)

[∴ X, clk same ; D, Q same in both cases.]

5) Output Y is the only difference.

— Basically, the Y_{Moore} is the sampler-and-hold version of the Y_{Mealy} .

— Y_{Moore} a more reliable signal to use in ~~the~~ ~~subsequent~~ subsequent subcircuits.

In general,

16

MOORE

MEALY

Advantages

1) The output signal is synchronous: safe to use as input to subsequent ^{synchronous} circuits.
2) easier to design, understand, debug,

1) Since a more general machine can solve same problem w/ fewer states.

Disadvantages

1) More state bits may be necessary than Mealy machine.

1) output signal is asynchronous: if input X is asynchronous.

Design guidelines:

- 1 - Usually good to implement the problem by whichever one is more natural for the problem at hand & come up w/ a design (Moore or Mealy).
- 2 - Then, if you have a Mealy machine & would actually want a Moore machine:

Then: Every Mealy machine can be "converted" into a Moore machine.

Method:

Method of conversion

- First, write explicit equations for output in terms of initial state & input. Then redefine states appropriately to create a Moore machine.

Ex | In our example:

Mealy machine: $Y = Q \oplus X$

$$Q^+ = Q \oplus X$$

Write in discrete-time:

$$Y_0 = Q_0 \oplus X_0 = Q_0^{\text{Moore}}$$
$$Y_1 = Q_1 \oplus X_1 = Q_0 \oplus X_0 \oplus X_1 = Q_1^{\text{Moore}}$$
$$Y_2 = Q_2 \oplus X_2 = Q_0 \oplus X_0 \oplus X_1 \oplus X_2 = Q_2^{\text{Moore}}$$

$Q_1 = Q_0 \oplus X_0$
 $Q_2 = Q_1 \oplus X_1$
⋮

Write next-state eq'ns for newly defined state.

$$Q_1^{\text{Moore}} = Q_0^{\text{Moore}} \oplus X_1$$

$$Q_2^{\text{Moore}} = Q_1^{\text{Moore}} \oplus X_2$$

⋮


$$\Rightarrow Q_{\text{Moore}}^+ = Q_{\text{Moore}} \oplus X. \quad (\text{which is the Moore implementation})$$

• Above example was simple, but you can use this method in general (see hw).^{to remember}



Let us examine in discrete time domain:

MOORE DESIGN
(PARITY-CHECKER)

The input sequence is: 1, 0, 1, 1, 0



P.5
Moore
xan by
hecker



assume "0"
initial
state.

MEALY DESIGN
(MACHINE :
PARITY-CHECK)

- First, write down how the machine should operate (expected behavior), we simplify by using discrete time.



discrete time	X	Q	$Y_s (= X \oplus Q)$
0	1	0	1
1	0	1	1
2	1	1	0
3	1	0	1
4	0	1	1

Initial state

"parity input at $t=0$, I've seen one 1 so far."

Y_s : starts for sampled Y .

(see next page for the continuous Y .)



Initial state of Q is 0 (since initially, the machine has seen zero 1's ⇒ an even # of 1's.)

Assume that the machine has been in this state for a long time