


LECTURE: "ADDERS" #2

AIM: Analyze the delay of a new type of adder.
(Variations on what we have seen so far)



• By-pass Logic Block Equations:

$$C_{i+1} = G_i + P_i \cdot C_i, \quad 0 \leq i \leq 3$$

(the carry's are not substituted! not lookahead)

• Each α block is a 4-bit ripple carry adder (RCA)

Q: What is the worst-case delay of the above 16-bit adder?


Remarks: The bypass logic contains less hardware than the carry lookahead logic. Each carry depends on the previous ("macro") carry only. \therefore Expect the performance ^{delay} to be worse than that of the CLA block.

DELAY ANALYSIS:

- ① The group propagate of each 4-bit adder is @ 2
 (Since $P_{group} = P_0 P_1 P_2 P_3$, just like before)
 and the group generate of each 4-bit adder is @ 3


② Hence, inside the bypass logic block:

$$\begin{array}{r}
 \textcircled{4} \\
 C_1 = G_0 + P_0 \cdot C_0 \\
 \hline
 \textcircled{6} \quad \textcircled{3} \quad \textcircled{2} \quad \textcircled{4} \\
 C_2 = G_1 + P_1 \cdot C_1 \quad \leftarrow \text{Note this!} \\
 \hline
 \textcircled{8} \quad \textcircled{3} \quad \textcircled{2} \quad \textcircled{6} \\
 C_3 = G_2 + P_2 \cdot C_2 \\
 \hline
 \textcircled{10} \quad \textcircled{3} \quad \textcircled{2} \quad \textcircled{8} \\
 C_4 = G_3 + P_3 \cdot C_3 \\
 \hline
 \textcircled{9}
 \end{array}$$



- The worst-case delay is the worst-case delay of the sum vector (if this is a stand-alone 16-bit adder)
- The sum[15:12] will become available last.
- \therefore need to compute the delay of the 4-bit ripple carry adder.

③




$$c[i+1] = a[i] \cdot b[i] + (a[i] \oplus b[i]) \cdot c[i]$$

$$s[i] = a[i] \oplus b[i] \oplus c[i]$$

∴ The sum of the 4-bit ripple carry adder will be available $\Theta(x+7)$ if its $c[0]$ is available $\Theta(x)$.


Hence, the final answer is: 15 : worst-case delay.



(b) What is the critical path of this adder?

Answer: The path through the bypass logic carry chain of the first three stages plus the ripple carry chain of the last stage ($\alpha 3$)

(c) A pair that achieves this worst-case delay?



- Assumes that $\alpha 1$ and $\alpha 2$ do not group generate.
- The fact that the $\alpha 0$ stage group generates is OK since it is the first-stage and ~~the~~ its carryout is still available @ 4.

7

(d) Explain how 'group generate' ^{functionality} affects the worst-case delay of this adder.

Answer - It does not.

- group generate lowers $\left\{ \begin{array}{l} \text{average delay} \\ \text{best case delay} \end{array} \right.$

- worst-case delay: critical inputs do not use group generate

8

Problem 4 - Part B:

- Instead of the 4-bit RCA, assume we use 4-bit CLA adder.
- ~~(a)~~ How does the critical path change?

Answer: Same critical path through first 3 stages of look-ahead.

But: last stage will be delay of CLA, not RCA ($\alpha 3$)

$$\begin{array}{c} \dots \\ \uparrow \\ 8 \\ \text{LC}_{(2)} \end{array} + \begin{array}{c} \dots \\ \uparrow \\ 3 \\ \text{CLA} \end{array} = \boxed{11} \text{ new worst-case delay}$$

∴ only difference in speed is that we get a speed-up in $\alpha 3$ to compute $S_{n(5:2)}$ from G_2 .