

FINAL EXAM REVIEW

① Simplify: algebraically:

$$(a) XY + Y'Z + XZ = ?$$

Answer:

$$XY + Y'Z + XZ = XY + Y'Z \text{ by consensus theorem}$$

$$(b) (X' + Y)^D = ?$$

Answer:

$$(X' + Y)^D = X' \cdot Y$$

$$(c) ((X' + Y)^D)' = ((X' + Y)')^D \text{ TRUE/FALSE?}$$

Answer:

$$\text{LHS} = ((X' + Y)^D)' = (X' \cdot Y)' = X + Y'$$

$$\text{RHS} = ((X' + Y)')^D = (X \cdot Y')^D = X + Y' \therefore \boxed{\text{TRUE}}$$

$$(d) ((f(x,y))^D)' = (f(x,y)')^D \quad \text{TRUE/FALSE?}$$

Answer:

Recall: $f^D(x,y) = f'(x',y')$

$$\therefore \text{LHS} = ((f(x,y))^D)' \stackrel{\text{De Morgan's}}{\leftarrow} (f'(x',y'))' = f(x',y')$$

$$\text{RHS} = ((f(x,y))')^D \stackrel{x \rightarrow x', y \rightarrow y'}{\leftarrow} f(x,y) = f(x',y'). \quad \therefore \boxed{\text{TRUE}}$$

$$(e) X + YX'Z = ?$$

Answer:

use 2nd distributive law

$$X + X'(YZ) = \underbrace{(X + X')}_1 (X + YZ) = X + YZ$$

② Basic Definitions:

$$F = A \cdot B$$

(a) minterm expansion of F :

$$A \cdot B$$

(b) maxterm expansion:

$$(A+B)(A+B')(A'+B).$$

(c) minimum sum of products:

$$A \cdot B$$

(d) minimum product of sums:

$$A \cdot B$$

(e) Implicants:

$$A \cdot B$$

Notes

M_3

$$F = M_3 = M_0 \cdot M_1 \cdot M_2$$

$$\quad \quad \quad |$$

$$(A+B) \quad (A+B') \quad (A'+B)$$

① product term with
2 literals

Defn: Should have the
min. # of sum terms.

A \rightarrow a sum term with
1 literal

B \rightarrow a sum term with
= 1 literal.

∴ ② sum terms multiplied.

(- impossible to have 1
sum term) $A' + B$ $A' + B'$
 $A' + B'$ $A + B$ $A + B'$
 $A + B'$ $A - B'$ only
possible

product terms that
make $F = 1$

0	0	0
1	0	1

(f) Prime implicants,


A · B

(g) Essential prime implicants

A · B

③ Combinational Verilog design problem :

- Write a Verilog module to implement an "encoder"; which implements the inverse function of the 2:4 decoder.



A3	A2	A1	A0	F1	F0
1	0	0	0	1	1
0	1	0	0	1	0
0	0	1	0	0	1
0	0	0	1 (everything else)	0	0
				X	X

module Encoder_4_2(A, F);

input [3:0] A;

output [1:0] F;

;

end module

(a) Using only continuous assignments (with "assign" statement)

assign F1 = A[3] | A[2], // assume no invalid
inputs to
seeder.

assign F0 = A[3] | A[1],

(b) Using only procedural assignments,

reg[1:0] F;

always @ (A)

case (A)

4'b1000 : F = 2'b11;

4'b0100 : F = 2'b10;

4'b0010 : F = 2'b01;


4'b0001 : F = 2'b00;

default : F = 2'bxx;

endcase

(c)

④ CMOS implementation:



(a) Is this a valid CMOS circuit?


Answer: Pull-up: $F = A' \cdot B'$ ← valid ✓ since complements
 Pull-down: $\bar{F} = A + B$ ←

(b) What fn does this implement?


$$F = A' \cdot B' . (\text{NOR})$$

⑤ Basic Definitions:

(a) Is the following circuit combinational?




Answer: Combinational iff (Q, P) determined completely
by (R, S) .



∴ combinational

(b) Combinational?




Answer:

A	Q
1	1
0	hold Q

! No
Sequential

(c) can the circuit in (b) be used as a memory cell?

Answer: No: because no way to write in a 0.



(d.1): combinational?

Answer:

A	behavior
1	hold Q
0	oscillatory Q


No because Q 's value is not completely determined by input A.

(d.2) Can this device be used as a memory ~~store~~ cell?

No: because $A = 0$; Q oscillates.

- no way to write anything to the device.

(e) Is the following device synchronous?



Q : output

T : input.

Defn #1: of "synchronous device"


Answer:

a synchronous device = at least 1 asynchronous input.


here, T only ^{data} ~~can~~ input. \therefore ~~can~~ \tilde{Q} change without regard to the CLK input? No.

\therefore As a device the device is synchronous.

(as a black box)



(f) Defn 2: "Synchronous design": All memory devices clocked by



∴ asynchronous design.

(according to Defn 2)

(g) Part (e): Compute.

(g.1); Setup time of Device

$$t_{su} = t_{su}^{(F1)}.$$


(g.2): Hold time:

$$t_h = t_h^{(F1)}.$$


(g.3): CLK-Q delay, (Q vector here)

$$t_{CLK-Q} = t_{CLK-Q}^{(F1)} + t_{CLK-Q}^{(F2)}.$$


⑥ Implement a 4-bit circular shift register that shifts circularly if SH is asserted, does parallel load if PL asserted, serial load if SL asserted, otherwise holds. (Shift ~~circular~~ ^{when} serial loading)



SH	PL	SL	F1	F0	behavior
1	0	0	0	0	circular shift ✓
0	1	0	0	1	parallel load
0	0	1	1	0	serial load
0	0	0	1	1	hold



⑦ Timing :



outputs: Q_1, Q_2

inputs: A, CLK

(a) minimum clock period = ?

Answer:


$$T \geq t_{CLK-Q}^{(F1)} + t_{max}^{(B)} + t_{su}^{(F2)} = \alpha$$

$$T \geq t_{CLK-Q}^{(F2)} + t_{max}^{(A)} + t_{su}^{(F1)} = \beta$$

$$\therefore T_{min} = \max\{\alpha, \beta\}$$


(b) Find the t_{su}^{th} of this circuit when it is considered as a device with inputs A and CLK .

(b.1) $t_{su} = \text{min duration for which } A \text{ has to be stable before the } \underline{\text{rising}} \text{ clock edge}$




$$t_{su} = t_{max}^{(A)} + t_{su}^{(F1)}$$

$$(b.2) t_{th} = \max \{ t_{th}^{(F1)} - t_{min}^{(A)}, 0 \}$$



$$(b.3) t_{CLK-Q} = \max \{ t_{CLK-Q}^{(F1)}, t_{CLK-Q}^{(F\phi)} \}$$



(a) Find worst-case delay:

Inside CLA:

$$\begin{aligned} \text{first} & \quad P_i = A_i \oplus B_i \quad 0 \leq i \leq 3 \\ & \quad G_i = A_i \cdot B_i \quad 0 \leq i \leq 3 \end{aligned}$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

$$S_3 = C_3 \oplus \underbrace{A[3] \oplus B[3]}_{@1}$$



Note that Inside second 4-bit CLA,

$C_i @ \underline{x+2}$ where x : delay of Carry-L. (~~delay~~)

$S_i @ \underline{x+3}$

Answer: $\boxed{6}$

(b) Find the critical path.


Answer

$$\left(\begin{matrix} A[3:0] \\ B[3:0] \end{matrix} \right)^{(1)} \rightarrow \left(\left\{ \begin{matrix} P_0 & G_0 \\ P_3 & G_3 \end{matrix} \right\}^{\{1\}} \right) \rightarrow \left(C_4^{(1)} \right) \rightarrow \left(C_3^{(2)} \right) \rightarrow \left(\text{sum}[3]^{(2)} \right)$$

\uparrow
(Note that it does not start from C_0),


(c) critical transition:

- For adder, usually need to supply both A and B and then wait for the result;
- ~~start~~ instead of critical transition, the critical inputs stated: that realize the worst-case delay



⑨ FSM & Verilog:

Implement the following machine in Verilog.



Module fsm(X, Y, CLK);

input X, CLK

output Y;

reg[1:0] Q, Q-next;

parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10;

// flip-flops

always @ (posedge CLK)

if (Reset)

Q <= S0;

else

Q <= Q-next;

// next state logic, output logic

always @ (X or Q)

case ({Q, X})


begin

2'b000: Q-next = S1; Y = 1;

2'b001: Q-next = S0; Y = 0;

2'b010: Q-next = S1; Y = 0;

2'b011: Q-next = S2; Y = 0;



2'b100: Q-next = s1; Y = 1;

2'b101: Q-next = s0; Y = 0;


default: Q-next = s0; Y = 0;

endcase

endmodule

⑩ Design an FSM that recognizes the patterns 010, 011, observing 1 input bit at a time, overlaps allowed.

State diagram:




010

~~01~~

011

⑪ Mealy / Moore?



inputs: X, Y, Z

outputs: M, K

Answer: Mealy because $M = f(Q, \underline{w} Y)$