


**Lecture #1**

[Reading: Ch 1.1, 2.1-2.8, 3.5]

(10 minutes)

- Welcome to ECE 152A.

- Digital design principles: First, let's place the content of the course in context.

Example.

- (A) - Analog underlying world → **Digital** [0, 1] for simplicity of design
- (B) Circuits dev'ts must export to us abstraction = AND/OR/NOT gates

underlying technology changes very rapidly.

- II Moore's Law: Integrated circuit technology

doubles the # transistors per  $\text{cm}^2$  roughly every 1.5-2 yrs  
(exponential increase in time)

Currently, we're at  $\approx 10^9$ 's of millions of transistors/ $\text{cm}^2$ .  
(2004)  
(gate length:  $\approx \leq 0.10\ \mu\text{m}$ )

- Increase due to: 1) device innovations, 2) fabrication technology innovations.

\* Enormous implication because the cost of a chip

Scales with its area. So, if you can pack twice the number of transistors per area in 18 months / 2 years then the ~~cost of digital functionality~~ is driven down. Considered the main reason for ↓ of digital hardware over the last 3 years.

## 2 New technologies emerging:

Ex 1 Rick Weiss at Princeton: competing w/ bacteria.

1-2  
sources

- Biological devices are very slow, but = capable of massively parallel operation.

- So: Ex 1 → | - build using biological means  
 → | (bacteria)


- Whatever new technology emerges, ~~we expect them~~ we expect that it exports common abstractions such as AND, OR, NOT, gates.

Ex 2 IBM: • Amorphous computing: - check out their web site  
 • "Biologically inspired".

- To get to the exciting frontiers, start out at humble <sup>(f.)</sup> <sub>initially</sub> places:


Digital logic:  $B = \{0, 1\}$ .

Values are called  
Boolean



Basic logic operations: NOT, AND, OR

- NOT gate:



$$F = \bar{A} \quad (\text{or } F = A')$$

Truth table	
Input	Output
A 0	F 1
A 1	F 0

- AND gate:




$$F = A \cdot B$$

$$(\text{or } F = AB)$$

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

(ask class) ↴

- OR gate:



$$F = A + B$$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

EX1


"Sprinkler system":

[Logic design is widely used to build embedded systems / controllers of simple systems; not just complex systems like computers.]

- Sprinkler system in the garden:

- I want the sprinklers to turn on between 11:00 PM - 1:00 AM and if it's not raining.

[Ask class; what are the input devices?]



$$A = \begin{cases} 1 & \text{if raining} \\ 0 & \text{otherwise} \end{cases}$$

Inputs

$$B = \begin{cases} 1 & 11:00 \text{ PM} \leq t \leq 1:00 \text{ AM} \\ 0 & \text{otherwise} \end{cases}$$


$$F = \overline{A'} \cdot \overline{B}$$

↑  
not raining  
↓

A	B	F
0	0	0
0	1	1
1	0	0
1	1	0

Skip ↑

Ex 2



UP  
Down

Switch-UPSTAIRS  
(S-u)

(15 minutes)

Switch-DOWNSTAIRS  
(s-d)

— Design the controller circuit for the lamp such that I can turn the lamp on or off from either switch.

a Understand the problem statement by creating some examples.

a Very important to assign variables clearly to real-world events.

Ex] Let  $F = \begin{cases} 1 & \text{lamp is on} \\ 0 & \text{lamp is off.} \end{cases}$

b When working on examples, you need to determine the initial conditions — or ~~convention used~~.

Ex] Decide that: if BOTH  $s_u$  and  $s_d$  are OFF, then the lamp will be off.

Answer

$$s_u = \begin{cases} 1 & \text{if switch upstairs} \\ & \text{is in up position} \\ 0 & \text{else} \end{cases}$$

$$s_d = \begin{cases} 1 & \text{if switch downstairs} \\ & \text{is in up position} \\ 0 & \text{else} \end{cases}$$

$s_u$	$s_d$	$F$
0	0	0
0	1	1
1	0	1
1	1	0

c Now, play with it:

- Assume I go upstairs and ~~then~~ flip the switch to turn it on. Then, the lamp must turn on. 1

2

- Now, I go downstairs and want to turn off the lamp. 1 I flip the switch. do 1

Now, I go upstairs again and want to turn on the lamp. Flip the switch.

1	0	1
---	---	---

- Try many other combinations. Make sure your truth table works.

\*2 This is the truth table of an ~~XOR~~ gate.  $\Rightarrow F = 1 \text{ iff } (A \neq B)$

- The truth table gives a complete characterization of the input/output behavior of a combinational circuit.  
But it is not compact (grows exponentially in size with the # input variables) and is hard to manipulate.
- Tool that we use is Boolean algebra.

### ① Associative Law:

$$A + (B + C) = (A + B) + C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

### ② Commutative Law:

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

### ③ Distributive Law,

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$


$$\begin{array}{ll} ④ A + 0 = A & A + 1 = 1 \\ A \cdot 0 = 0 & A \cdot 1 = A \end{array} \quad \boxed{\begin{array}{l} (Ask class) \end{array}}$$

(to minimize)

7

Other logic gates,

NOR gate:




$$F = (A + B)'$$

inversion bubble.

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

NAND gate:



$$F = (A \cdot B)'$$

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

XOR gate:




$$F = A \oplus B$$

(F is 1 iff A and B are different)

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

XNOR gate:



$$F = (A \oplus B)'$$

(F = 1 iff A and B are the same.)



A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

### EX 3] Scantron machine.

(10 minutes)

#### student's answer

#### Answer Key



Optical detectors

- Say we want to design part of this machine in digital hardware.
- Design the digital circuit that compares the student's answer with the key and tells you whether the answer is correct or not.

Inputs ① optical detectors,

$$\begin{matrix} & \uparrow \\ X_1 & X_2 & X_3 & X_4 \end{matrix}$$

$$X_1 = \begin{cases} 1 & \text{if } \overset{\text{spor}}{A} \text{ is detected as "dark"} \\ 0 & \text{else.} \end{cases}$$

!

$$X_4 = \begin{cases} 1 & \text{if } \overset{\text{spor}}{D} \text{ is detected as "dark"} \\ 0 & \text{else.} \end{cases}$$

② Answer key: Y<sub>1</sub> . . . Y<sub>4</sub>

$$Y_1 = \begin{cases} 1 & \text{if correct answer has A as \underline{dark}} \\ 0 & \text{else} \end{cases}$$

$$Y_4 = \begin{cases} 1 & \text{if - - - D - - -} \\ 0 & \text{else.} \end{cases}$$

outputs:

$$\text{Let } Z = \begin{cases} 1 & \text{if answer is correct} \\ 0 & \text{else} \end{cases}$$

Key step: [ASK CLASS]

$Z = 1$  iff "each choice matches the answer key"

$$\underbrace{X_1 == Y_1}_{(X_1 \oplus Y_1)'} \text{ and } \underbrace{X_2 == Y_2}_{(X_2 \oplus Y_2)'} \text{ and } \dots X_4 == Y_4 \quad (X_4 \oplus Y_4)'$$

$$Z = \left[ \begin{array}{l} (X_1 \oplus Y_1)' ; (X_2 \oplus Y_2)' \\ \hline \text{Circuit Schematic:} \end{array} \right] - \left[ \begin{array}{l} (X_3 \oplus Y_3)' ; (X_4 \oplus Y_4)' \end{array} \right]$$

