

## Lecture #4

\* So, today, we discuss the prop delay of combinational circuits.


- When the input to a gate changes and causes the output to change, the change cannot occur instantly. (There is a time constant associated with the  $(R_{eq}, C_{eq})$  seen at that node.)
- Our first-order model:





associates a delay with each gate. (This is, of course not entirely realistic; delays are associated w/ wires, too) ~~in parallel~~ - but simple model for now



Lecture #3: outline 1) Delay of comb. circuits  
2) Verilog for - -

Timing diagram:



[circuit causes      actually what happens ]



Ex 3

- Assume that at time  $t=0$ , the circuit is in steady-state.  
 $(A=0, B=1,$  and  $H$  has <sup>already</sup> settled to  $H=1$ ).  
 and  $K=1$ .


[\* The above are timing diagrams under our model.]

- You see that it took  $3\text{ns}$  after  $A: 0 \rightarrow 1$  that  $H: 1 \rightarrow 0$ .
- Similarly, it is easy to see that, starting w/ some initial conditions,  $B: 1 \rightarrow 0$  to  $H: 1 \rightarrow 0$  would take  $2\text{ns}$

- The propagation delay of a combinational circuit is very important because it tells you the worst-case delay of that combinational circuit.
- Above, the max prop. delay is 3 ns.
- The path along which the max prop. delay occurs is called the critical path.


Above: critical path: A → K → D → H

or simply: A, K, H.



- An input transition that causes the max prop. delay is called a critical transition.

Above: A critical transition is:




- The minimum delay of the circuit is  $2\text{ns}$  above,

$$B \rightarrow W \rightarrow H.$$

- The number of levels of this circuit is 2.

(  
maximum # of gates that an input signal has to reach the output)

Ex 4



• # of levels = 3.

• max prop delay =  $\max\{5\text{ns}, 6\text{ns}\} = [6\text{ns}]$


- critical path:  $C, B, E \rightarrow \text{XOR} \rightarrow W \rightarrow \text{AND} \rightarrow U$ .

(Note that critical path/max delay may be diff. from # when the # of levels occurs.)

- minimum delay:  $\min\{4\text{ns}, 6\text{ns}\} = [4\text{ns}]$

Minimum delay path:  $A \rightarrow [\text{NAND}] \rightarrow Y \rightarrow [\text{And}] \rightarrow U$

- critical transition(s): [start w/ old state  $V=1$ ].



Reading, 2.10, Appendix A1-A.10

6.6.1-6.6.2, 6.6.5.

~~Learning Objectives:~~

• ~~Data abstraction to Verilog (for cont. logic)~~

• ~~Timing of cont. circuits~~


Verilog: a concurrent programming language to simulate & verify digital circuits. Further with Synthesizable tools (such as Xilinx tools, & Synopsys), Verilog description of ~~a circuit~~ can be mapped to hardware by automated tools.

Ex) (Half-adder).



interface

2




Implementation

We want to write statements that describe this hardware.

```
Module halfAdder(A, B, sum, cout);  
    input A, B;  
    output sum, cout;  
  
    assign sum = A ^ B; // XOR.  
    assign cout = A & B; // AND AND.
```

endModule,

adder.v



Logic synthesis  
(optimization)

## Key things to note :


- Continuous assignment,  
    → if A or B changes, the assign statement  
    will update sum accordingly.
- Concurrent: the assign statements are concurrent.  
    i.e. one does not execute after the other.  
    - you can swap those statements in code,  
        does not matter! ~~it~~ produces same hardware
- A good way to think about Verilog is to always keep  
    in mind, ~~this~~<sup>this</sup> what it is going to be synthesised.
- It describes hardware, (~~not sequential execution~~)
- An alternative way to write assign's above:  
    [ xor (sum, A, B);      // instantiates an Xor gate  
      and (cout, A, B);      // instantiates an AND gate  
    ↑  
    a Verilog primitive.]

## Ex2] (Full-adder): [Ask class.]

```
module fullAdder (A, B, cin, sum, cout);
```

    input A, B, Cin;

    output sum, cout;



order does not matter.  
(but make sure that when  
you ~~call~~ fillAdder,  
you have it in this order)

assign sum = A ^ B ^ Cin;

assign cout = (cin & (A ^ B)) (1) (A & B);

end module


Operator precedence:

$\&$	(high)
$\wedge$	
$ $	(low)

Therefore:

$$\text{assign cout} = \text{ch} \& (\text{A}^\wedge \text{B}) \mid \text{A} \& \text{B};$$

is another way to write the last statement.

Variable types in Verilog:

- **Wire** as:


↑  
represents a wire.

- Variables are wires by default.  
(e.g. above example, all vars are implicitly wire.)
- We will talk about other types later

- (Hierarchical) design:  
Modular


- Implement a large piece of hardware by dividing it up into modules.

Ex3) (Ripple-carry adder): (unsigned #5).




module / interface

A vector representation for interface:



Implementation: (we saw in lecture #2),

(Implement it in verilog.)



// adds 4-bit integer numbers,

module rippleCarryAdder ( A, B, sum, overflow);

input [3:0] A;

input [3:0] B;

output [3:0] sum;

output overflow;

// need internal wires;

wire [3:0] carry;

(need to declare  
every variable.)

// Key: simply wire up the hardware in picture

{ halfAdder M0(A[0], B[0], sum[0], carry[0]),

fullAdder M1(A[1], B[1], carry[0], sum[1], carry[1]),

fullAdder M2(A[2], B[2], carry[1], sum[2], carry[2]),


fullAdder M3(A[3], B[3], carry[2], sum[3], carry[3]);

assign overflow = carry[3];

endmodule

order of  
these statements  
does not  
matter

Ex 4 (2:1 mux):




#1: module mux2\_1 (A, S, F);

input [1:0] A;

input S;

output F;



equivalent (

[assign F = S & A[1] | ~S & A[0];

endmodule

#2

replaced by:

assign F = S ? A[1] : A[0];

continuous assignment.

"conditional operator"

same syntax as ternary operator in C.

HW: Write Verilog to implement a 4:1 mux using two 2:1 muxes.

The always construct:

Ex 5 (2:1 mux):

instead of reg

always @ (A or S)

if (S == 1)

F = A[1];

else

F = A[0];

(procedural.)

sensitivity/activation list.  
equals operator  
executed if at  
any time value  
in sensitivity list  
changes value.

Procedural assignments: (assign based on a

// sensitivity list)

Ex5 (2.1 mux).

module mux2\_1 (A, S, F);

input [1:0] A;

input S;

output F;

**reg F** → register type variable.

always @ (A or S) → sensitivity list

if (S == 1) equality operator

F = A[1];

else F = A[0];

executes iff at least one variable in sensitivity list changes value.

} procedural block.

endmodule


LHS var must be of type reg.

(does not mean that a register will be synthesized.)

\* In general we will use continuous assignments for comb. logic. It is possible to use always blocks (as above) for comb. logic but there are corner cases where everyone (we can take more <sup>a lot of</sup> care)

### Ex] DECODER:

2:4 decoder:



D1	D0	F3	F2	F1	F0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

(Not that it is + + + mapping)

(Any + + + mapping in which the output is +)

- Write the 2:4 Decoder in Verilog: using a behavioral description with if else.

Module decoder2\_4 (D, F);

Input [1:0] D;

Output [3:0] F;

Reg [3:0] F;

if (

always @ (D) *with k lines*

if ( $D == 2'b\textcircled{0}\textcircled{0}$ )

$F = 4'b0001;$

else if ( $D == 2'b01$ )

$F = 4'b0010;$

else if ( $D == 2'b10$ )

$F = 4'b0100;$

else

$F = 4'b1000;$

endmodule.

A better way to write this is with case statement

case (D)

$2'b00 : F = 4'b0001;$

$2'b01 : F = 4'b0010;$

$2'b10 : F = 4'b0100;$

$2'b11 : F = 4'b1000;$

endcase