


LECTURE #14

- AIM :
- understand number representation,
 - overflow
 - addition/subtraction circuits
 - address ; fast address : carry lookahead adder

I. Twos Complement numbers :

- the most widely used number system

(for 4-bit numbers
 $n=4$)



called the "sign bit"

positive/negative number boundary.

We form two's complement to represent negative numbers as follows:

Ex] +3: 0011

① Take ones complement:

1100

② Add 1: 1

1101

Subtraction:

$$+5 - 3 = \underbrace{(+5)}_{0101} + \underbrace{(-3)}_{1101}$$

$$\begin{array}{r} 0101 \\ 1101 \\ \hline \cancel{1}0010 \end{array} \equiv +2 \quad \checkmark$$

↓
ignore.

① Note that the last stage had a carry-out but this did not indicate overflow!

② Number wheel interpretation: We start at +5, go back 3 steps to arrive at +2,

Overflow ^{def} \equiv An overflow occurs in an operation iff the resulting number has no representation in the number system.

• In case of addition and subtraction of two complement n-bit numbers, an overflow occurs iff:


Operation	A	B	Result (n-bit)
A + B	> 0	> 0	< 0
A + B	< 0	< 0	> 0
A - B	> 0	< 0	< 0
A - B	< 0	> 0	> 0

- Number wheel interpretation: overflow occurs when you have crossed the boundary shown.

• Detecting overflow: ^{positive/negative}


- when we build adders, it is good to build overflow detection circuitry to flag us when we have a bogus result.

Claim: An overflow in two's complement n -bit addition/subtraction occurs iff the carry-in of the last stage is \neq carry-out of the last stage.



PROOF: need to consider only addition (since $A - B = A + (-B)$).
We know that overflow occurs iff

	A	+	B	Result
<u>case #1</u> :	>0		>0	<0, or
<u>case #2</u> :	<0		<0	>0.



↗ 1 (negative)

will get a 1 here iff there is a carry-in to the last stage
and in this case there will be no carry-out.

case #3:


1		1				
1		1				
0						

happens iff \exists no carry-in to the last stage
(and note that there is no carry-out)


This shows that overflow condition \Rightarrow
 $\text{carry-in} \neq \text{carry-out}$ in last stage.

- Now, let's show the reverse:

If $\text{carry-in} \neq \text{carry-out}$; Then:




Hence: need



Q.E.D


Networks for Binary Addition/subtraction

interface
 schematic:



Implementation

Ripple carry:



Idea: For subtraction,

$$A - B \equiv A + \underbrace{(\text{ones complement of } B)}_{\substack{\text{bitwise} \\ B \text{ inverted}}} + 1.$$

FAST ADDERS:

- at increased hardware complexity, reduce the delay


Example: Carry lookahead adder:

First, we need to develop some new concepts:

"generate" and "propagate",

Generate:


- At the i th stage of addition, a carry-out is generated by the i th stage iff $A_i = B_i = 1$.



generates a carry-out of 1 no matter what the carry-in to the i th stage is.

We write: $G_i = A_i \cdot B_i$

- Propagate: The i th stage will propagate the carry-in iff A_i and B_i are different.



We write: $P_i = A_i \oplus B_i$

Now, let's write the sum: (S_i) and C_{i+1} (carry-out of stage i) in terms of P_i, G_i 's.

Sum, (st...)

$$S_0 = (A_0 \oplus B_0) \oplus C_0$$

$$= P_0 \oplus C_0$$

$$S_1 = A_1 \oplus B_1 \oplus C_1$$

$$= P_1 \oplus C_1$$

$$S_i = P_i \oplus C_i$$

Carryout:

$$C_1 = A_0 B_0 + C_0 (A_0 \oplus B_0)$$

$$C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$$

$$C_{i+1} = G_i + C_i P_i$$

∴ The carry out will be 1 iff either a carryout is generated in that stage OR there is a carry-in to that ^{stage} and it is propagated.

Explicitly, for the first four stages:


$$C_1 = G_0 + P_0 C_0$$

$$\begin{aligned} C_2 &= G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0) \\ &= G_1 + P_1 G_0 + P_1 P_0 C_0 \end{aligned}$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$\begin{aligned} C_4 &= G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 \\ &\quad + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0 \end{aligned}$$

- The main idea is that the propagate and generate can be computed based on A_i, B_i with only 1 gate delay. ($G_i = A_i \cdot B_i$, $P_i = A_i \oplus B_i$). So, after a 1-unit gate delay, $\{P_i, G_i\}$ are all available regardless of the n (# of stages)



Precompute P_i and G_i ; then wait for C_i .

After C_i arrives then S_i will be available 1 gate delay after that.

- The carry's create the critical path.

The 2-stage computation reduces the time to obtain the carryout

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

if up-to fan-in of 5 has delay $\frac{1}{2}$ unit


$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + \dots + P_3 P_2 P_1 P_0 C_0$$

- But this constant time ($\textcircled{3}$) for carryout cannot be maintained because fan-in is getting larger. ($\textcircled{4}$ for sum)
- And hardware is getting large

How can we scale to larger adders such as 16-bit adder?

Idea:




Idea: Each 4-bit adder computes its own "group" carry propagate and generate:

• Group propagate: $P_3 \cdot P_2 \cdot P_1 \cdot P_0$

• Group generate: $G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$

- The second-stage circuit computes the lookaheads and the output carries between first-stage 4-bit adders.
- The logic inside this second stage circuit is exactly the same as the one in a 4-bit adder block.

Worst-case Delay Analysis of 16-bit hierarchical CLA Adder :



• Equations for each block.

$\alpha \phi$: Propagate: $P_j = A_j \oplus B_j \quad 0 \leq j \leq 3$

generate: $G_j = A_j \cdot B_j \quad 0 \leq j \leq 3$

carries :

$$C_1 = G_0 + C_0 P_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

(not needed/used in above design)

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

sum:

$$S_j = P_j \oplus C_j \quad 0 \leq j \leq 3$$

L: THE SCOPE OF ALL VARIABLES HERE IS THIS BLOCK!]

group propagate:

$$P = P_3 \cdot P_2 \cdot P_1 \cdot P_0$$

group generate:

$$G = G_3 + P_3 G_2 + P_3 P_2 G_1 + \underbrace{P_3 P_2 P_1 G_0}_{@2}$$

* Note that all group propagates will be ready @2 line. for $\alpha_p, \alpha_1, \alpha_2, \alpha_3$) and all group generates will be ready @3 (i.e. for $\alpha_0, \alpha_1, \alpha_2, \alpha_3$).

[B]: Equations:

$$C_1 = G_0 + \frac{C_0 P_0}{@3}$$

$$C_2 = G_1 + \frac{P_1 G_0}{@4} + \frac{P_1 P_0 C_0}{@3}$$

$$C_3 = G_2 + P_2 G_1 + \frac{P_2 P_1 G_0}{@4} + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + \frac{P_3 P_2 G_1}{@4} + \frac{P_3 P_2 P_1 G_0}{@3} + \frac{P_3 P_2 P_1 P_0 C_0}{@3}$$

[SCOPE OF ALL THESE VARIABLES IS THIS BLOCK!]

Comments:

- So, the main idea in having the second-stage CLA circuit is to speed up the carries that need to be transferred from one α block to the next.

[Exercise: compare the performance of the above adder to:



i.e. a ripple-carry adder on the top-level, and carry-lookahead adder for the α blocks.]

Going back to the worst-case delay analysis:

Block:
 α_i
 $1 \leq i \leq 3$

Equations:

Propagate: $P_j = A_j \oplus B_j \quad 0 \leq j \leq 3$

Generate: $G_j = A_j \cdot B_j \quad 0 \leq j \leq 3$

carries:

$C_1 = G_0 + P_0 C_0$

$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$

$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$

$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 P_0 C_0$

[THE SCOPE OF ALL THESE VARIABLES IS THIS BLOCK!]

[C_0 is the carry-in bit to this block]

Sum: @ $(x+3)$ @ 1 @ $(x+2)$


$$S_j = P_j \oplus C_j \quad 0 \leq j \leq 3$$

This shows that the sum vector will be ready 3 gate delays after the carry-in to this adder is ready.

Therefore:

Adder Block	Sum is ready vector
$\alpha 2$	@ 7
$\alpha 3$	@ 8
$\alpha 4$	@ 8

Finally: The group propagate (P_{3-0}) and group generate (G_{3-0}) of the β block can be computed (e.g. to build a 64-bit adder:



you can use these 16-bit fast adders as shown above.)

$$\begin{array}{c}
 @3 \\
 P_{3-0} = \underbrace{P_3 \cdot P_2 \cdot P_1 \cdot P_0}_{@3}
 \end{array}$$

[these variables
are internal to
the β block.]

$$\begin{array}{c}
 @5 \\
 G_{3-0} = G_3 + P_3 G_2 + P_3 P_2 G_1 + \underbrace{P_3 P_2 P_1 G_0}_{@4}
 \end{array}$$