


Timing of sequential circuits


Ex 1) R-S latch (basic latch),

- made of cross-coupled NOR gates,



- Max propagation delay of a sequential circuit ~~is~~

maximum delay from a change in any of the inputs to a stable vector of outputs (Q and Q').



Transitions to $\begin{bmatrix} R \\ S \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$ have no delay (since output remains same). Hence examine: $\begin{bmatrix} 0 \\ 0 \end{bmatrix} \rightarrow \begin{bmatrix} 1 \\ 0 \end{bmatrix}$

(and $\begin{bmatrix} 0 \\ 0 \end{bmatrix} \rightarrow \begin{bmatrix} 0 \\ 1 \end{bmatrix}$ is symmetric.)


- Note that if $CLK = 0$, then D will have no effect on the output. \therefore cannot realize max. delay this way.

\therefore Let $CLK = 1$.

- Now, be careful: cannot simply add the max. delay of R-S latch to an AND and INV delay.


Since $\begin{bmatrix} 0 \\ 0 \end{bmatrix}$. never occurs when $CLK = 1$,

(a) Examine: $D: 1 \rightarrow 0$




$\therefore Q'$ becomes stable @ $(t_{inv} + t_{AND} + 2t_{NOR})$

(b) Example: $D: D \rightarrow 1$ (not symmetric due to inverter delay!)




Q becomes stable @ $(t_{AND} + 2t_{INV})$

(The inverter delay does not appear because ...)



both caused changes and $t_{inv} < t_{nor}$
 (\therefore inverter delay was absorbed)

[If we had $t_{inv} > t_{nor}$, then,



then Q' stable @ $(t_{inv} + t_{AND} + t_{nor})$
 above t_{nor} \uparrow $t_{inv} + t_{nor}$


Now,

$$D\text{-to-}Q \text{ delay} = \max \left\{ \overbrace{t_{inv} + t_{AND} + 2t_{NOR}}^{D: 1 \rightarrow 0}, \overbrace{t_{AND} + 2t_{NOR}}^{D: 0 \rightarrow 1} \right\}$$

$$= t_{inv} + t_{AND} + 2t_{NOR}$$

with critical transition: $D: 1 \rightarrow 0$

Ⓑ CLK-to-Q delay: Max. delay from a change in CLK to stable Q and Q', (All other inputs (in this case, only D) held stable.)



(a) If CLK: $1 \rightarrow 0$: we know, no change will happen in Q. ✓

(b) Examine: CLK goes high. $CLK: 0 \rightarrow 1$. Positive edge

* Note that inverter delay won't show up because

while the CLK ~~is~~ low, the values of these wires were

Computed. (\therefore I do expect the symmetry to be restored.)

- Second, a change will occur in (Q, Q') iff previous D is different from new D . Hence assume $Q = d' @ 0$.

- Following the analysis above


Q or Q' become stable @ $(t_{AND} + 2t_{NOR})$

\therefore $CLK\text{-to-}Q\text{ delay} = t_{AND} + 2t_{NOR}$

OR: observe that the critical transition $[0] \rightarrow [1]$ of R-S latch used here $\therefore CLK\text{-to-}Q\text{ delay} = t_{AND} + (\text{delay of R-S latch}) = t_{AND} + 2t_{NOR}$

- Now, we should ask: which of the delays is relevant to the operation of the D latch, and under what circumstances?

A) D-to-Q delay:




D-to-Q delay irrelevant here since, there is plenty of time remaining to copy D to Q .
(clock stays high)

D-to-Q delay starts becoming relevant as you approach the clock edge. - needs time to propagate the input D to (Q, Q') before $CLK \downarrow$

③ CLK-to-Q delay

CLK: 0 → 1



will take this much time to propagate the D to Q after CLK.T.

but irrelevant (since there is plenty of time remaining to copy inputs).


unless the CLK period is too short.

∴ we see that the ^{half} CLK period ($T/2$) cannot fall

below the CLK-to-Q delay; otherwise won't have time to arrive at stable Q, Q' before the CLK ↓.

Summary for the positive level-sensitive D latch

1 - The important clock edge is the falling edge,



must finish copying values to output
(i.e. output Q, \bar{Q} stable)
before the CLK falls!

2 - The D-to-Q delay starts becoming important
as the falling clock edge nears

(D-to-Q delay = $t_{inv} + t_{AND} + 2t_{NOR}$; D:1 \rightarrow 0 critical)

3 - The CLK-to-Q delay (CLK: 0 \rightarrow 1) not

important (unless the CLK period has been

made too short. - i.e. places limitations on minimum
clock period.)

(CLK-to-Q delay = $t_{AND} + 2t_{NOR}$)

- What happens as we get close to the falling edge?


- If D changes too close to the falling edge, then may not latch correct value.

Hence: \exists a minimum duration for which the data input has to be stable before the CLK \downarrow

⊙ Set-up time; (for the level sensitive latch)

\equiv minimum duration for which the data input has to be stable before the CLK \downarrow such that the latch works correctly.

- We found that for $D: 1 \rightarrow 0$, it takes $(t_{inv} + t_{AND} + 2t_{NOR})$ as for D to be propagated to a stable $\{Q, \bar{Q}\}$ in worst-case.



$t_{setup}^{D-latch} = \text{max prop. delay Data} \rightarrow \text{stable output (while CLK = 1)}$ (transparent during)


always true for latches

$t_{setup}^{D-latch} = t_{inv} + t_{AND} + 2t_{NOR}$ for D-latch

II D flip-flop



- Assume Master-slave implementation:



- Ⓐ D-to-Q delay: if $\overset{\text{constant}}{\text{CLK}} = 0$, Q unaffected.
if $\text{CLK} = 1$, Q unaffected

\therefore D-to-Q delay not relevant because the flow of D to Q requires CLK to change.


- Ⓑ CLK-to-Q delay: - assume D has been stable for a long time.

Key transition: CLK: 0 \rightarrow 1

Then:
$$t_{\text{CLK-Q}}^{(L1)} = t_{\text{CLK-Q}}^{(L2)}$$

$$(= t_{\text{AND}} + 2t_{\text{NOR}})$$

- Ⓒ Setup time \equiv minimum duration for which D has to be stable before the active edge of the CLK



$$\therefore t_{su}^{(FF)} = t_{su}^{(L1)} - t_{inv} \quad (= t_{nw} + t_{am} + 2t_{por} - t_{inv})$$

- 1 - always w.r.t. the active edge of ff, CLK
- 2 - the inverter buys you time (the falling clk edge arrives "late" due to inverter delays, \therefore buys you time)