


Timing of sequential circuits


Ex 1] R-S latch ("basic latch"):

- made of cross-coupled NOR gates.



- Max propagation delay of a sequential circuit $\stackrel{\text{def}}{=}$

maximum delay from a change in any of the inputs to a stable vector of outputs (Q and Q')



Transitions to $[R] = [0]$ have no delay (since output remains same). Hence examine: $[0] \rightarrow [1]$
 (as $[0] \rightarrow [1]$ is symmetric.)

$\therefore [2t_{nor}]$ is the maximum prop. delay of the R-S latch.

— can also define:

R-to-Q delay: R to stable Q and Q' .


In this case, this is $2t_{nor}$. as $[0] \rightarrow [1, 0]$ is an offred transition

By symmetry, S-to-Q delay: is $2t_{nor}$, as well.

$[1] \rightarrow [0, 1]$ is an offred transition

EX 2]

(clocked) D latch:



Ⓐ D-to-Q delay: max. delay incurred from a change in D (all other inputs are held constant) to a stable Q and Q' .

(In this case CLK is the only other input.)


- Note that if $CLK = 0$, then D won't have any effect on the output. \therefore can't realize max. delay this way.

\therefore Let $CLK = 1$.

- Now, be careful: can't simply add the max. delay of R-S latch to an AND and INV delay.


Since $\begin{bmatrix} 0 \\ 0 \end{bmatrix}$. Never occurs when $CLK = 1$,

(a) Examine: $D: 1 \rightarrow 0$



$\therefore Q'$ becomes stable $@(t_{INV} + t_{AND} + 2 t_{NOR})$


(b) Example: $D: D \rightarrow I$ (not symmetric due to inverter delay!)




Assume $t_{NOE} > t_{inv}$.

$\therefore Q$ becomes stable @ $(t_{AND} + 2t_{NOE})$

(The inverter delay does not appear because ...)



[If we had $t_{inv} > t_{NOE}$, then,



then Q' 'stable' $0 @ (t_{inv} + t_{AND} + t_{NOE})$
 also $t_{inv} > t_{NOE}$ $t_{inv} + t_{NOE} > t_{AND}$

($\therefore t_{inv}$ would assert t_{NOE})


Now,

$$\text{D-to-Q delay} = \max \left\{ \underbrace{\text{t}_{\text{inv}} + [t_{\text{AND}} + 2t_{\text{nor}}]}_{\text{D: } 1 \rightarrow 0}, \underbrace{[t_{\text{AND}} + 2t_{\text{nor}}]}_{\text{D: } 0 \rightarrow 1} \right\}$$

$$= \text{t}_{\text{inv}} + t_{\text{AND}} + 2t_{\text{nor}}$$

with critical transition: $\boxed{\text{D: } 1 \rightarrow 0}$

- (B) CLK-to-Q delay: Max delay from a change in CLK to stable Q and Q'. (All other inputs (in this case, only D) held stable.)



(a) If $\text{CLK}: 1 \rightarrow 0$: we know, no change will happen in Q. ✓

(b) Examine: CLK goes high. $\boxed{\text{CLK: } 0 \rightarrow 1.}$

positive edge

* Note that inverter delay won't show up because while the CLK was low, the values of these values were

computed. (∴ I do expect the symmetry to be restored.)

- Second, a change will occur in (Q, Q') iff previous D is different from new D. Then assume $Q = d' @ 0^-$.

- Following the analysis above


Q or Q' become stable $@ (t_{AND} + 2 t_{NOR})$

$$\therefore \boxed{\text{CLK-to-2 delay} = t_{AND} + 2 t_{NOR}}$$

OR: observe that the critical transition $[0] \rightarrow ..$ of R-S latch used here
 $\therefore \text{CLK-to-Q delay} = t_{AND} + (\text{delay of R-S latch}) = t_{AND} + 2 t_{NOR}$

- Now we should ask: which of the delays is relevant to the operation of the D latch, and under what circumstances?

A) D-to-2 delay:




D-to-2 delay irrelevant here since, there is plenty of time remaining to copy D to Q.

(clock stars here)

D-to-2 delay starts becoming relevant as you approach the clock edge. — needs time to propagate the input D to Q, Q' before CLK.

(B) CLK-to-2 delay

CLK: D \rightarrow I



will take this much time to propagate the D to Q after CLK.↑.

but irrelevant (since there is plenty of time remaining to copy inputs).


unless the CLK period is too short

i. we see that the $\frac{\text{half}}{\text{CLK}}$ period ($T/2$) can't fall

below the CLK-to-2 delay; otherwise won't have time to arrive at stable Q, Q' before the CLK ↓.

Summary for the positive level-sensitive D latch

- 1 - The important clock edge is the falling edge,



must finish copying values to output
 (i.e. output Q, Q' stable)
before the CLK falls!

- 2 - The D-to-Q delay starts becoming important as the falling clock edge nears
 $(D\text{-to-}Q \text{ delay} = t_{\text{inv}} + t_{\text{AND}} + 2t_{\text{nor}}; D:1 \rightarrow 0 \text{ critical})$
- 3 - The CLK-to-Q delay ($\text{CLK}:0 \rightarrow 1$) not important (unless the CLK period has been made too short. — i.e. places limitations on minimum clock period.)
 $(\text{CLK-to-Q delay} = t_{\text{AND}} + 2t_{\text{nor}})$

- What happens as we get close to the falling edge?



- If D changes too close to the falling edge, then may not latch correct value.

Hence: \exists a minimum duration for which the data input has to be stable before the CLK \downarrow

④ Set-up time; (for the level sensitive latch)

\equiv minimum duration for which the data input has to be stable before the CLK \downarrow such that the latch works correctly.



- We found that for $D: 1 \rightarrow 0$, it takes $(t_{INV} + t_{AND} + 2t_{NOE})$ ns for D to be propagated to a stable $\{Q, Q'\}$ in worst-case.



t_{SU}	$= t_{INV} + t_{AND} + 2t_{NOE}$ for D-latch
----------	---

II D flip-flop

- Assume Master-Slave implementation:



- Ⓐ D-to-Q delay: if $\overbrace{\text{CLK}}^{\text{constant}} = 0$, Q unaffected.
 if $\overbrace{\text{CLK}}^{\text{constant}} = 1$, Q unaffected

\therefore D-to-Q delay not relevant because the flow of D to Q requires CLK to change.


- Ⓑ CLK-to-Q delay: - assume D has been stable for a long time.

Key transition: $\text{CLK}: 0 \rightarrow 1$

Then: $t_{\text{CLK}-\text{Q}}^{(\text{ff})} = t_{\text{CLK} \rightarrow \text{Q}}^{(L_2)}$

$$(= t_{\text{AND}} + 2t_{\text{NOR}})$$

- Ⓒ Setup time \equiv minimum duration for which D has to be stable before the active edge of the CLK



$$\therefore t_{su}^{(ff)} = t_{su}^{(L1)} - t_{inv} \quad (= t_{inv} + t_{prop} + 2t_{ROR} - t_{inv})$$

- 1 - always w.r.t. the active edge of ff, CLK
- 2 - the inverter buys you time (the falling clock edge arrives "late" due to inverter delays, it buys you time)