


ECE 225
High-Speed Digital IC Design
Lecture 12

Steep Subthreshold Slope Devices:
Tunneling Field-Effect-Transistors

Prof. Kaustav Banerjee
Electrical and Computer Engineering
E-mail: kaustav@ece.ucsb.edu



Gate Length Scaling Trends




Puri *et. al.*, *Nano Lett.*, 2003

Off-State Leakage Current

- Generally high V_{th} is needed to reduce leakage current.
- High V_{th} reduces ON current
- V_{th} remains constant by reducing the subthreshold swing in tunnel FETs
- Off current can be reduced by several orders




Sub-threshold Slope Engineering



$$S = \left(\frac{d[\log I_d]}{dV_g} \right)^{-1} = \underbrace{\left(1 + \frac{C_{dm}}{C_{ox}} \right)}_{\text{NEM-FET, NWFET, Fe-FET}} \underbrace{\frac{kT}{q} \ln 10}_{\text{TFET, IMOS}}$$

NEM-FET, NWFET, Fe-FET

TFET, IMOS




Dadgour et al., DAC 2007

MOSFET Carrier Transport

Boltzmann Approximation:


Carrier Concentration $\sim e^{-E/kT}$

Carriers Diffuse Over Source Barrier



Change in gate voltage has exponential effect on drain current

MOSFET Subthreshold Slope




$$S = \left(\frac{d \log I_D}{dV_G} \right)^{-1} = \left(1 + \frac{C_{dm}}{C_{ox}} \right) \frac{kT}{q} \ln(10) \geq \ln(10) \frac{kT}{q}$$

Leakage current increases **exponentially** as device is scaled

Tunnel FET Operation


OFF-state

- $V_d = \text{positive}$
- $V_g = 0$
- no current flows




ON-state


- $V_d = \text{positive}$
- $V_g = \text{positive}$
- barrier thin, current flows



Tunneling Barrier Width




Working Principle



Improving Performance

- T-FET Limitation: Low ON current


$$T(E) \approx \exp\left(-\frac{4\Lambda\sqrt{2m^*}E_g^{3/2}}{3|e|\hbar(\Delta\phi + E_g)}\right)$$




Literature Review

Bhuwalka et. al. 2004



$S \sim 50 \text{ mV/dec}$



Boucart et. al. 2007





Literature Review





Literature Review

- CNT based T-FET
- Knoch et. al. 2007
- $S=13$ mV/dec






Literature Review

- Complementary T-FET
- Wang et. al. 2004
- High voltage requirement




Literature Review

- First experimental work
- Choi et. al. 2007 (UC Berkeley)
- High voltage requirement




Literature Review

- Ge tunneling transistor
- Zhang et. al. 2008
- Low voltage, 2nm body thickness
- Claims to be faster than CMOS at $V_{DS}=0.5$ V




Fabrication

Chen et. al. 2009
IME-Singapore




i-SiGe based T-FET


n-T-FET




p-T-FET




Comparison of i-SiGe and Heavily Doped SiGe Devices




Input Characteristics




Performance Optimization




Performance Optimization




p-T-FET





Input Characteristics p-T-FET




Performance Optimization




Circuit Analysis






Inverter VTC




Circuit Analysis



Green FET (Berkeley)





I_{OFF} Reduction





Parasitics in T-FET

- Mookerja et. al. 2009
- C_{gd} dominant in T-FET



Parasitics in T-FET



MILLER CAPACITANCE $C_M = C_{gd,n} + C_{gd,p}$ FOR Si TFET/MOSFET INVERTER FOR VARIOUS POINTS ALONG THE DC TRANSFER CHARACTERISTICS, AS SHOWN IN FIG. 3(b). HERE, $C_{gg} = 0.8 C_{ox}$

	A	B	C	D	E
MOSFET	$0.5C_{gg} + 0.03C_{gg}$ (p-lin, n-cutoff)	$0.5C_{gg} + 0.04C_{gg}$ (p-lin, n-sat)	$0.2C_{gg}$ (p-sat, n-sat)	$0.5C_{gg} + 0.04C_{gg}$ (p-sat, n-lin)	$0.5C_{gg} + 0.03C_{gg}$ (p-cutoff, n-lin)
TFET	$C_{gg} + 0.05C_{gg}$ (p-lin, n-cutoff)	$C_{gg} + 0.08C_{gg}$ (p-lin, n-sat)	$1.1C_{gg}$ (p-sat, n-sat)	$C_{gg} + 0.08C_{gg}$ (p-sat, n-lin)	$C_{gg} + 0.05C_{gg}$ (p-cutoff, n-lin)