

Name: SOLUTIONS
Perm #: _____

ECE 152A-Fall 2004

Prof. Volkan Rodoplu

MIDTERM EXAMINATION

INSTRUCTIONS:

1. READ THIS PAGE THOROUGHLY WHEN YOU RECEIVE IT, BUT DO NOT START TURNING TO THE OTHER PAGES UNTIL YOU ARE INSTRUCTED TO DO SO.
2. WHENEVER INDICATED, YOU MUST WRITE YOUR ANSWERS ON THE ANSWER LINES PROVIDED IN CERTAIN PROBLEMS. NO PARTIAL CREDIT WILL BE GIVEN ON THESE PROBLEMS. (We will check only the answer on that line.)
3. On other problems, PARTIAL CREDIT will be given only to true statements that make progress towards the correct answer. Partial credit may be given to correct reasoning in developing structures such as K-maps and truth tables in which the variables are clearly labeled. NO partial credit will be given for incorrect statements or statements to which no truth value can be assigned (such as a bunch of numbers or algebraic expressions). NO partial credit will be given for statements that use symbols that the problem statement or you have not defined. NO credit will be given for any work that is not clearly labeled with the part and problem number to which this work provides an answer.
4. All the exam rules in the course syllabus apply to this exam.
5. You may remove the staple from the exam pages, if is more convenient. We will provide a stapler at the end of the exam.
6. There are 12 pages in this exam. When you are instructed to start, first check that you have all the pages:
7. There is a total of 90 points on this exam.
8. You may use the back of the pages for extra work. However, these will be graded only if you clearly indicate so AND label it with the part and problem number.

PROBLEMS:

Problem # 1 [35 points]

The circuit shown in Figure 1 is called a "2-input permutation network". It has three 1-bit inputs a, b, c and two 1-bit outputs x and y. The inputs a and b are referred to as "data inputs" and c is called a "control input". This circuit is capable of producing all possible permutations of the data inputs as outputs. The desired permutation is specified by the control input. If $c = 0$, then $x = a$ and $y = b$, and if $c = 1$ then $x = b$ and $y = a$.




Figure 1



Each part of this problem may introduce some additional assumptions. The additional assumptions of each part are to be used only for that part. Do NOT carry the additional assumptions of one part into the other parts of the problem.

(a) (4 points) Write down algebraic expressions for x and y in terms of the input variables. (Your answer must be written on the following lines!)

$$x = c' a + c \cdot b \quad (2 \text{ points})$$
$$y = c' b + c \cdot a \quad (2 \text{ points})$$

(2 points each)

(b) (4 points) Draw the K-maps for x and y.



(c) (4 points) For only the output variable x, write down algebraic expressions for each prime implicant and say which of these expressions are essential prime implicants.

Prime implicants of x:

1 - $c' a$ $\longrightarrow$ **essential** (1 point)

2 - $c \cdot b$ $\longrightarrow$ **essential** (1 point)

3 - $a \cdot b$ $\longrightarrow$ not essential. (2 points)

(d) (8 points) Give a minimum sum-of-products (SOP) and a minimum product-of-sums (POS) expression for each of the outputs x and y.

Minimum SOP:

$$x = c'a + c \cdot b \quad (1 \text{ point})$$


$$y = c'b + c \cdot a \quad (1 \text{ point})$$

Minimum POS:

$$x = (c + a) \cdot (c' + b) \quad (3 \text{ points})$$


$$y = (c' + a) \cdot (c + b) \quad (3 \text{ points})$$

(You may do any extra work in the following space:)



$$x' = c'a' + c \cdot b'$$

$$\begin{aligned} \overline{x} &= (x')' \\ &= (c'a' + c \cdot b')' \\ &= \underline{(c + a) \cdot (c' + b)} \end{aligned}$$




$$y' = c'b' + c \cdot a'$$

$$\begin{aligned} \overline{y} &= (y')' \\ &= (c'b' + c \cdot a')' \\ &= \underline{(c + b) \cdot (c' + a)} \end{aligned}$$


(e) (5 points) By drawing the schematic, implement the 2-by-2 permutation network using only NOR gates.

There are many possible implementations. Below is one;


x




where each $a \rightarrow \bar{a}$ is implemented as



y



(f) (5 points) By drawing the schematic, implement the 2-by-2 permutation network using only tri-state buffers.



(g) (5 points) Implement the 2-by-2 permutation network as a Verilog module, using only continuous assignments.

```

module Perm2by2(a, b, c, x, y);
    input a, b, c;
    output x, y;

    assign x = ~c & a | c & b;
    assign y = ~c & b | c & a;

endmodule

```


Problem # 2 [38 points]:

We want to implement a **synchronous** counter that counts in the sequence 2, 1, 0, 2, 1, 0, ... unless its Reset input is asserted. If Reset is asserted, then the counter **sets to its output to the value of 2** and then starts counting down again.


The only inputs to the counter are Reset and a clock input.

We will implement the counter as a **Moore machine**.

(a) (1 point) Draw the interface schematic for this counter.



(b) (8 points) Draw the state diagram for this counter. (All transition arrows must be shown and marked completely.)



(c) (8 points) Write down the state table that corresponds to your state diagram from Part (b).

Reset	Q_1	Q_0	Q_1^+	Q_0^+	Z_1	Z_0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	1	0	0	1	1	0
0	1	1	X	X	X	X
1	0	0	1	0	0	0
1	0	1	1	0	0	1
1	1	0	1	0	1	0
1	1	1	X	X	X	X

(d) (8 points) Write down the next-state and output equations in minimum SOP form by using K-map minimization.

Output:

$$Z_1 = Q_1$$

$$Z_0 = Q_0$$

next-state:

$$Q_1^+ = Q_1' \cdot Q_0' + \text{Reset}$$

$$Q_0^+ = (\text{Reset})' \cdot Q_1$$

Q_1^+

Reset


Q_1, Q_0	00	01	11	10
0	1	0	X	0
1	1	1	X	1

Q_0^+

Reset

Q_1, Q_0	00	01	11	10
0	0	0	X	1
1	0	0	X	0


(e) (6 points) Implement this counter using only D flip-flops. (Draw the schematic.)




(f) (7 points) We would like to re-design this counter such that the **Reset input is eliminated** and the counter is instead “self-starting”. This means the following: When the counter powers up, if it finds itself in the state corresponding to a count of 3 (which is not part of the allowed sequence), the counter is “smart enough” to find a way to get into the correct sequence 2, 1, 0, 2, 1, 0, ... (after a small number of clock pulses). This should happen without the addition of any extra inputs.

Give the **interface schematic** AND the **state diagram** of this self-starting synchronous counter. Use a **Moore machine** implementation. (Note: DO NOT map this to flip-flops! We are NOT asking for an implementation schematic.)

Interface Schematic:





State diagram:



(Instead of [xx], you can also put [11] if you want to avoid any confusion before the counter settles into the correct sequence.)

Problem # 3 [17 points]:

The circuit for this problem is given below. See the next page for the problem statement.



In this circuit, L1 is a positive level-sensitive D latch. F1 is positive edge-triggered D flip-flop. CLK is the clock input signal. B and C are data input signals. L, M, N, and P are nodes in the circuit.

The delay of the inverter X is 3 ns, and the delay of the XNOR gate Y is 2 ns.

The propagation delays of latch L1 and flip-flop F1 are negligible (0 ns).

(Large black dots indicate wire connections. No large black dot means there is no connection between crossing wires.)

External wires have negligible (i.e. zero) delay.

Assume that the data inputs B and C have been stable for a very long time at $B = 0$ and $C = 1$, before time $t = 0$.)

Complete the timing diagram **that appears beneath the circuit on the previous page**. The waveforms for the inputs B, C and CLK are given. Fill in the waveforms for P, L, M and N.

-----**END OF EXAM**-----